![Ioannis TSATSARAGKOS | Doctor of Philosophy | University of Patras, Pátra | UP | Department of Electrical and Computer Engineering | Research profile Ioannis TSATSARAGKOS | Doctor of Philosophy | University of Patras, Pátra | UP | Department of Electrical and Computer Engineering | Research profile](https://www.researchgate.net/profile/Ioannis-Tsatsaragkos/publication/320091440/figure/fig2/AS:847908287033344@1579168497693/Double-precision-and-finite-precision-40-and-41-BER-results-for-the-rate-1-2_Q320.jpg)
Ioannis TSATSARAGKOS | Doctor of Philosophy | University of Patras, Pátra | UP | Department of Electrical and Computer Engineering | Research profile
![Ioannis TSATSARAGKOS | Doctor of Philosophy | University of Patras, Pátra | UP | Department of Electrical and Computer Engineering | Research profile Ioannis TSATSARAGKOS | Doctor of Philosophy | University of Patras, Pátra | UP | Department of Electrical and Computer Engineering | Research profile](https://www.researchgate.net/profile/Ioannis-Tsatsaragkos/publication/261349159/figure/fig5/AS:847908572254210@1579168565834/Middle-layer-hardware-design_Q320.jpg)
Ioannis TSATSARAGKOS | Doctor of Philosophy | University of Patras, Pátra | UP | Department of Electrical and Computer Engineering | Research profile
![PDF) A low-complexity implementation of QC-LDPC encoder in reconfigurable logic | Ioannis Tomkos - Academia.edu PDF) A low-complexity implementation of QC-LDPC encoder in reconfigurable logic | Ioannis Tomkos - Academia.edu](https://0.academia-photos.com/attachment_thumbnails/42431350/mini_magick20190217-11577-1w99a5m.png?1550453289)
PDF) A low-complexity implementation of QC-LDPC encoder in reconfigurable logic | Ioannis Tomkos - Academia.edu
![Tsatsaragkos Ioannis (2018 University of Patras) VLSI architectures for error correction in digital communication systems Tsatsaragkos Ioannis (2018 University of Patras) VLSI architectures for error correction in digital communication systems](https://freader.ekt.gr/getfile.php?lib=eadd&path=large&doc=G6TWGvU%3D&item=3.jpg)
Tsatsaragkos Ioannis (2018 University of Patras) VLSI architectures for error correction in digital communication systems
![Ioannis TSATSARAGKOS | Doctor of Philosophy | University of Patras, Pátra | UP | Department of Electrical and Computer Engineering | Research profile Ioannis TSATSARAGKOS | Doctor of Philosophy | University of Patras, Pátra | UP | Department of Electrical and Computer Engineering | Research profile](https://www.researchgate.net/profile/Ioannis-Tsatsaragkos/publication/277897953/figure/fig1/AS:847908396089344@1579168523139/Architectures-of-the-a-C-1-82-circuit-the-b-C-2-82-circuit-and-a-c-circuit-for_Q320.jpg)
Ioannis TSATSARAGKOS | Doctor of Philosophy | University of Patras, Pátra | UP | Department of Electrical and Computer Engineering | Research profile
![Tsatsaragkos Ioannis (2018 University of Patras) VLSI architectures for error correction in digital communication systems Tsatsaragkos Ioannis (2018 University of Patras) VLSI architectures for error correction in digital communication systems](https://freader.ekt.gr/getfile.php?lib=eadd&path=large&doc=G6TWGvU%3D&item=2.jpg)
Tsatsaragkos Ioannis (2018 University of Patras) VLSI architectures for error correction in digital communication systems
![Tsatsaragkos Ioannis (2018 University of Patras) VLSI architectures for error correction in digital communication systems Tsatsaragkos Ioannis (2018 University of Patras) VLSI architectures for error correction in digital communication systems](https://freader.ekt.gr/getfile.php?lib=eadd&path=large&doc=G6TWGvU%3D&item=1.jpg)